I am currently pursuing B.Tech. ECE - Vignan's Institute of Information Technology, Visakhapatnam.
-
Vignan's Institute of Information Technology
- Visakhapatnam
-
05:50
(UTC +05:30)
Popular repositories Loading
-
01-basic-logic-gates
01-basic-logic-gates PublicThis repository contains the Verilog HDL implementation, testbenches, and functional simulation waveforms for basic logic gates.
Verilog 3
-
02-combinational-circuits
02-combinational-circuits PublicCombinational circuits in Verilog - Adders, Subtractor, MUX, Decoder, Encoder, Comparator and 16-bit ALU. Step 2 of 8 in a VLSI portfolio roadmap building to a 16-bit pipelined RISC processor.
Verilog 3
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.