Implementation based on the paper Convolutional Differentiable Logic Gate Networks
Python Version: 3.9.21
FPGA: Efinix Trion 120
UART RX: GPIOT_RXN28
UART TX: GPIOT_RXP28
Clock: GPIOR_188 (PLL_BR2)
Clock frequency: 5MHz
Constraint: 200ns
Experiments details: https://github.com/b1shtream/difflogic_fork/blob/main/experiments.md
Blog: https://riyabisht.com/blog/a_short_primer_on_hardcoded_inference_on_fpgas/
Slides: https://docs.google.com/presentation/d/146nOXXAlzo0-uFZdrOXM_8YubzIWtEXlrnBbdgDeBLg/edit
Training Demo: https://vimeo.com/1095090852
Training framework: https://github.com/b1shtream/difflogic_fork
Mail me if you want to view full bachelors thesis on this project.